Abstract-Two important design objectives in feedback control are steady-state error minimization and delay margin maximization. In general these two objectives work against each other. This paper starts with an initial controller designed to satisfy the steady-state error requirement, and shows how one can modify it to improve the delay margin without changing the steady-state error.
I. INTRODUCTION
In feedback control theory, one of the most important stability robustness measures is the delay margin (DM). Classical control techniques, such as lead-lag and PID controller designs, try to meet a given desired phase margin requirement, [1] , [2] ; but these do not directly guarantee the amount of delay uncertainty that can be tolerated by such designs. In order to tackle this issue directly, many studies in recent years have been devoted to the delay margin optimization problem, [5] , [9] , [10] . More precisely, for a given nominal plant we would like to compute the largest possible DM one can obtain over all stabilizing controllers. Finding the optimal controller maximizing the delay margin is still an open problem for the general class of unstable plants with multiple poles in the right half plane, [10] . Therefore, recent publications on this topic consider some special class of plants, or investigate upper and lower bounds of the largest achievable delay margin, see e.g. [4] , [5] , [9] .
In this paper we consider the delay margin improvement problem, over an initially designed stabilizing controller, which takes care of the steady state error requirement. This is similar to lead-lag controller design, where one modifies an initially designed controller to improve the phase margin. For stable plants, typically lag controllers increase the phase margin and decrease the crossover frequency, [1] . Hence, for such systems the delay margin can be improved by lag controllers. However, for unstable plants delay margin improvement is not as simple.
The paper is organized as follows. In Section II the delay margin (DM) is defined; then, its computation and lower bounds are discussed. The trade-off with DM maximization and tracking error minimization is also illustrated. In Section III it is assumed that an initial controller is designed to make the steady-state error zero when unit step reference input is applied. Then, a new method is proposed to modify this controller to improve the delay margin without changing the poles of the controller at s = 0. Conclusions and a discussion on future directions can be found in the last section. This brief version of the paper outlines the proposed method for controller design for DM improvement without technical details. For proofs and and further discussion with more illustrative examples we refer to the full version, [3] .
Notation: The closed right-half-plane (RHP) is C + = { s ∈ C | e(s) ≥ 0 }, and the open left-half-plane (LHP) is C − = { s ∈ C | e(s) < 0 }. The region of instability U is the extended closed RHP, i.e., U = C + ∪ {∞}. Real and positive real numbers are denoted by R and R + , respectively; R p denotes real proper rational functions of s; S ⊂ R p is the stable subset with no poles in U . The space H ∞ is the set of all bounded analytic functions in C + . A matrix-valued function H is in M(H ∞ ) if all its entries are in H ∞ . For f ∈ H ∞ , the norm · is defined as f := ess sup s∈C+ |f (s)|, where ess sup denotes the essential supremum. The degree of the polynomial d is denoted by δ(d). For simplicity, we drop (s) in transfer functions such as P(s) when this causes no confusion.
II. PROBLEM DEFINITION AND PRELIMINARY REMARKS
Consider the feedback system S (e −sh P, C) in Fig. 1 . The rational transfer function P ∈ R p represents a given nominal plant (without time delays), and C ∈ R p is the rational transfer function of the controller. With u, v, w, y as inputs and outputs, the closed-loop map H is
where the input-output map from u to y (complementary sensitivity function) is denoted by H yu ; the input-error map from u to e (sensitivity function) is denoted by H eu : Definition 1: a) The feedback system S (e −sh P, C) shown in Fig. 1 is stable if H is in M(H ∞ ). b) The controller C ∈ R p is a stabilizing controller for e −sh P if S (e −sh P, C) is stable.
c) The system S (e −sh P, C) is stable and has integral-action if the closed-loop map H is stable, and the (input-error) transfer function H eu has zeros at s = 0. d) The controller C is an integral-action controller if C stabilizes e −sh P and C has at least one pole at s = 0. e) Let C ∈ R p be a stabilizing controller for the delayfree plant P . The minimum time-delay h m > 0 such that the closed-loop system S (e −shm P, C) becomes unstable is called the delay margin (DM).
An initial controller C o (s) is designed to stabilize the delay-free feedback system S (P, C o ). The input-output transfer function H yu with the controller C o is defined as
Assumption. Throughout the paper we assume that the stabilizing controller C o is designed so that the open-loop system G o = PC o is strictly proper. Consequently, the closed-loop transfer function H o is also strictly proper. This design makes sure that the characteristic equation of the feedback system is a retarded quasi-polynomial. Hence we do not have to worry about the possibility of neutral chain of poles asymptotically approaching a vertical line in C.
By continuity, the feedback system S (e −hs P, C o ) with delayed plant is stable for all h ∈ [0, h m ) for some h m > 0. The largest possible h m satisfying this property is the delay margin (DM) of the feedback system S (P,
In what follows we use the delay margin lower bound determined from
which can be computed easily from the H ∞ -norm of a rational transfer function (the related Matlab command is hinfnorm). It should be also noted that for any rational minimum phase transfer function w h (s) satisfying
a lower bound of the delay margin is given by the largest h > 0 that satisfies
Obviously w h (s) = hs is a special case that satisfies (5).
Various possible choices of w h (s) can be found in [8] , [10] . Thus, once the controller C o is free in H o , a lower bound of the largest achievable delay margin can be computed by solving a Nevanlinna-Pick interpolation problem resulting from (5) (see Theorem 4.4 of [10] , and also Section 5.1.2 of [8] ). However, the controller obtained from this design may have poor step response performance. As an example, consider a simple case where P(s) = (s + a)/(s − p), with a > 0 and p > 0. This corresponds to a single interpolation condition and a lower bound of the delay margin is the largest h > 0 satisfying |w h (p)| < 1 with the corresponding optimal controller
This controller, which is designed to maximize a lower bound of the delay margin, typically does not have high gain at low frequencies; hence it will lead to a large steadystate error e ss for step-like reference inputs, where
. Note that the steady-state error is nonzero whenever w h (0) = w h (p). Typically, w h is chosen to have very small values at s = 0, so this means that the steady-state error gets large as p gets large.
III. DELAY MARGIN IMPROVEMENT A. Delay Margin Improvement for Stable Plants Proposition 1: Let P ∈ S . Let C o be a controller that stabilizes P, i.e., forQ ∈ S, let
In order to satisfy the standing Assumption stated above, the following restriction is imposed onQ. a) In (6), for any Q ∈ S and a ∈ R + , letQ ∈ S be such that (PC o )(∞) = 0, i.e., let
i) Let the controller C o in (6) be pre-specified, i.e.,Q ∈ S is fixed. A lower bound on the delay margin is given by τ m :
The controller C o in (6) stabilizes e −sh P for all h ∈ [0, τ m ). ii) For a given delay h = τ ∈ R + , the controller C o in (6) can be designed to stabilize e −sτ P by choosing Q ∈ S in (7) such that
This means that arbitrarily large delay margin can be achieved by the controller choice determined via (9) . b) Integral-action controllers: Assume that P(0) = 0. For any Q I ∈ S and a, b ∈ R + definẽ
WithQ I as in (10), the controller C I given by (11) is an integral-action controller that stabilizes P:
i) Let the controller C I in (11) be pre-specified, i.e.,Q I ∈ S in (10) is fixed. A lower bound on the delay margin is given by τ mI defined as
The controller C I in (11) stabilizes e −sh P for all h ∈ [0, τ mI ). ii) For a given delay h = τ ∈ R + , the controller C I in (11) can be designed to stabilize e −sτ P by choosing any Q I ∈ S, and b > 0 in (10) such that
Furthermore, once b is chosen as in (13), the corresponding lower bound τ mI can be found as in (12), and τ mI ≥ τ . Therefore, the controller C I in (11) also stabilizes e −sh P for all h ∈ [0, τ mI ), where τ mI ≥ τ .
Example 1: For P ∈ S given in (14), since P(0) = 0, it is possible to design integral-action controllers as in (11):
Choosing Q I = 0 and b = 0.9, with |P(0)| −1 = 0.6, the integral-action controller in (11) and the corresponding delay-free closed-loop transfer function H yu become 
Then the controller C I in (15) stabilizes e −sh P for all h ∈ [0, τ mI ). The exact delay margin is 2.5481 s. ii) For a fixed τ > 0, P = P (0) implies that (13) is satisfied for 0 < b < τ −1 . For example, suppose that τ = 2; then (13) is satisfied for 0 < b < 0.5. The choice of b < 1 then determines τ mI , and the controller C I in (15) stabilizes e −sh P for all h ∈ [0, τ mI ). Small values of b makes the lower bound of the delay margin large, but this leads to a slower step response. This is a fundamental trade-off in controller design.
B. Delay Margin Improvement for Unstable Plants
Consider an unstable plant whose transfer function P is factored into numerator and denominator polynomials as
The roots of d and d s are the C + -poles and the C − -poles of P, respectively, and d is a monic polynomial. Since P is unstable, it has at least one C + -pole. Therefore, δ(d) := ν ≥ 1, where ν is the number of unstable poles of P.
Suppose that p i ∈ C + , i = 1, . . . , ν are the C + -poles of P , ordered as follows: The first k poles are at zero, where 0 ≤ k ≤ ν , The next of the C + -poles are real, 0 ≤ ≤ (ν − k) . The remaining C + -poles are m complex-conjugate pairs p i,i+1 = e(p i ) ± j m(p i ), where 2m = ν − (k + ). Therefore, d can be expressed as
where α i := e(p i ) > 0 and ω i := | p i | for complex conjugate poles. For β i ≥ 0, i = 1, . . . , ν, define
Lemma 1: Suppose that p i ∈ C + , i = 1, . . . , ν. Let β 0 > 0 and β i ≥ 0 be real constants satisfying (β i + | p i |) > 0, i = 1, . . . , ν. With d(s) and χ β (s) defined as in (18)-(19) , the following norm equalities hold:
The main result of the paper given below proposes a controller design method to improve the DM over an existing stabilizing controller, without changing its poles at s = 0.
Proposition 2: DM improvement for unstable plants. Suppose that P / ∈ S. Let p i ∈ C + , i = 1, . . . , ν, be the C + -poles of P, where these poles are ordered as in (18). a) Let C o be a stabilizing controller for P such that
where
where β 0 > 0. For i = 1, . . . , k, choose β i > 0, and for
With C β , the closed-loop input-output transfer function is
Then the controller C β in (24) stabilizes e −sh P for h ∈ [0, τ βm ), where τ βm given by (26) is a lower bound on the delay margin:
Furthermore, the delay margin lower bound satisfies
where ς = 0 if k = 0 and ς = 1 if k = 0. A sufficient condition for the delay margin lower bound τ βm to exceed the previous delay margin lower bound τ m is
If (28) 
Then we have τ βm > τ m .
A special case of Proposition 2 is when the only C + -poles of P are at s = 0 as stated in Corollary 1. These types of plants are of special interest in various applications, [6] .
Corollary 1: Plants with a chain of integrators:
−1 is strictly proper. Then by Proposition 2-(a), the controller C o stabilizes e −sh P for all h ∈ [0, τ m ), where
(30) Then, the new complementary sensitivity is
A sufficient condition for τ βm to exceed τ m is the choice of
ii) For any given delay h = τ ∈ R + , the controller C β in (30) can be designed to stabilize e −sτ P by choosing β i ∈ R + , i = 1, . . . , ν, to satisfy
Furthermore, once β i ∈ R + , are chosen, the corresponding lower bound τ βm = s H β −1 can be found, where τ βm ≥ τ . Therefore, the controller C β in (30) also stabilizes e −sh P for all h ∈ [0, τ βm ), where τ βm ≥ τ .
Example 2: Plant with double integrator: Consider
Since P is strictly proper, the transfer function H o is strictly proper for every stabilizing controller C o . The first order controller C o given in (36) below stabilizes P:
a) The controller C o is guaranteed to stabilize e −sh P for all h ∈ [0, τ m ), where 
This leads to a new DM lower bound τ βm = sH β −1 = 0.75 s (with the actual DM of 0.98 s). The controller C β in (37) stabilizes e −sh P for h ∈ [0, τ βm ). Figure 2 shows y(t) for a unit-step input at u(t) with C o (closed-loop is H o ) and C β (closed-loop is H β ). The trade-off for delay margin improvement by using C β is seen by comparing the step responses for H o and H β in Figure 2 . Increasing the DM has also increased the settling time from about 8 s to 10 s.
IV. CONCLUSIONS In this paper we proposed a method to modify an initially designed stabilizing controller to improve a lower bound of the delay margin. The initial controller is assumed to be designed in such a way that steady-state tracking performance objectives are met. The modified controller is obtained by introducing some parameters, β 0 , . . . , β ν , where ν is the number of unstable poles of the plant. The modified controller order is (ν + 1) higher than the initial controller order. The freedom in the design parameters affect the speed of the step response, and hence there can be additional optimization constraints in this design.
Detailed proofs and additional illustrative examples are given in the full version of the paper [3] .
